xavi
/
Accelerated_Wireguard
1
0
Fork 0
Code Issues 13 Pull Requests Packages Projects 1 Releases Wiki Activity

Create dummy image for FPGA / HPS combo #3

New Issue
Open
opened 2022-07-31 18:01:26 +01:00 by xavi · 0 comments
xavi commented 2022-07-31 18:01:26 +01:00
Owner
Copy Link

Convert verilog FPGA into VHDL

Flash onto dev board

Check works the same

Alter image to be as empty as possible

flash onto dev board

Check works

Convert verilog FPGA into VHDL Flash onto dev board Check works the same Alter image to be as empty as possible flash onto dev board Check works
xavi added this to the Accelerated Wireguard project 2022-07-31 18:01:26 +01:00
Sign in to join this conversation.
No Branch/Tag Specified
Branches Tags
master
development
Labels
Clear labels
No items
No Label
Milestone
Clear milestone
No items
No Milestone
Projects
Clear projects
No project
Accelerated Wireguard
Assignees
Clear assignees
No Assignees
1 Participants
Notifications
Due Date
The due date is invalid or out of range. Please use the format 'yyyy-mm-dd'.

No due date set.

Dependencies

No dependencies set.

Reference: xavi/Accelerated_Wireguard#3
No description provided.
Delete Branch "%!s(<nil>)"

Deleting a branch is permanent. Although the deleted branch may continue to exist for a short time before it actually gets removed, it CANNOT be undone in most cases. Continue?